16. The following circuit contains a D latch, a positive-edge triggered D flip-flop, and a negative-edge triggered D flip-flop. Complete the given timing diagram by drawing the waveforms of signals Y1, Y2, and Y3.
Clock
Clock
17. Derive the state diagram and next state equations of the following latch, where A and B are the inputs.