3. Answer the following sub-questions: (a) (2pt) Consider an SRAM with 2K words of 32 bits each. How many address bits are needed to address these words? (Reminder 1024 = 2^10, 4096 = 2^12, 16384 = 2^14, 65536 = 2^16) (b) (2pt) Assuming that the central memory array has the same number of rows as it has columns, how many rows are there? (c) (2pt) How many words are stored in each row? (d) (2pt) How many of the address bits are used by the row decoder? (e) (2pt) How many are used by the column decoder? (f) (5pt) Draw a diagram of the basic storage cell that is typically used in an SRAM.
Added by Domingo K.
Close
Step 1
(a) To address 2K words, we need 11 address bits (2^11 = 2048). Show more…
Show all steps
Your feedback will help us improve your experience
Adi S and 71 other Physics 102 Electricity and Magnetism educators are ready to help you.
Ask a new question
Labs
Want to see this concept in action?
Explore this concept interactively to see how it behaves as you change inputs.
Key Concepts
Recommended Videos
Y decoder 1-of-32 32 row lines 32 x 32 Memory array 32 column lines X decoder (Quad 1-of-8) A0 = 1 A1 = 0 A2 = 0 A3 = 1 A4 = 1 A5 = 1 A6 = 1 A7 = 1 S0 = 1 S1 = 1 Output buffers Q3 Q2 Q1 Q0 Figure 11-3 4) For the circuit of Figure 11-3, how many bits are contained in the output data word? A) 32 B) 3 C) 8 D) 4 5) What memory location is being addressed in Figure 11-3? A) 10111 B) 157 C) 5 D) 249 6) For the circuit in Figure 11-3, the value at the Q3 - Q0 outputs will be ________. A) 1024 B) 1111 C) 0000 D) 1001
Adi S.
A digital computer has a memory unit of 64K x 16 and a cache memory of 1K words. The cache uses direct mapping with a block size of four words. i) How many bits are there in the tag, index, block, and word fields of the address format? ii) How many bits are there in each word of the cache, and how are they divided into functions? Include a valid bit. iii) How many blocks can the cache accommodate?
Supreeta N.
Consider a logical address space of four pages of 2048 words each mapped into a physical memory of 32 frames. How many bits in logical address? (A) 12 -bits (B) 14 -bits (C) 13 -bits (D) 11 -bits
OPERATING SYSTEM
MEMORY MANAGEMENT AND VIRTUAL MEMORY
Recommended Textbooks
University Physics with Modern Physics
Physics: Principles with Applications
Fundamentals of Physics
Transcript
Watch the video solution with this free unlock.
EMAIL
PASSWORD
