5. Is it necessary that all stages of a pipeline be clocked at the same speed. If so why? If not, why not?
Added by Jose Antonio D.
Close
Step 1
Each stage takes a certain amount of time to complete its task. If all stages of a pipeline are clocked at the same speed, it means that each stage is given the same amount of time to complete its task. This ensures that the data flows smoothly through the Show more…
Show all steps
Your feedback will help us improve your experience
Derrick Danso and 54 other AP CS educators are ready to help you.
Ask a new question
Labs
Want to see this concept in action?
Explore this concept interactively to see how it behaves as you change inputs.
Key Concepts
Recommended Videos
'Anon- ~pipeline processor has a clock rate 3 GHZ and an average CPI of 4. An upgrade to the processor introduce 5 stage pipeline. However due to internal delay the clock rate of the new processor has to be reduces to 2 GHz. What is the speed-up of pipeline over non-pipeline?'
Chandra J.
'Assume a 3 stage pipeline where the delay is 22 ns through the first stage, 29 ns through the second stage, and 24 ns through the third stage. The setup time for the latches is ns. What is the speedup; over an infinite number of instructions of the given pipeline over an un-pipelined version assuming the logic is the same for both versions"'
K S.
Would greater throughput be achieved by a system running two processes in a multiprogramming environment if both processes were I/O-bound (refer to problem 25) or if one were I/O-bound and the other were compute-bound? Why?
Recommended Textbooks
Computer Science and Information Technology
Introduction to Programming Using Python
Computer Science - An Overview
18,000,000+
Students on Numerade
Trusted by students at 8,000+ universities
Watch the video solution with this free unlock.
EMAIL
PASSWORD