(8 Points) 1. Given the following mix of instructions and cycles per instruction compute the average CPI for this processor. Branch Instructions Arithmetic Instructions Load/Store Instructions Cycles Per Inst 1 12 5 Percentage of Instructions 60% 30% 10%
Added by Elizabeth B.
Close
Step 1
Calculate the weighted average of cycles per instruction for each instruction type: - Arithmetic: 1 cycle per instruction * 60% = 0.6 cycles per instruction - Load/Store: 12 cycles per instruction * 30% = 3.6 cycles per instruction - Branch: 5 cycles per Show more…
Show all steps
Your feedback will help us improve your experience
Derrick Danso and 54 other AP CS educators are ready to help you.
Ask a new question
Labs
Want to see this concept in action?
Explore this concept interactively to see how it behaves as you change inputs.
Key Concepts
Recommended Videos
Benchmark program is run first on a 200 MHz and then on a 400 MHz processor. The executed program consists of 200,000 instruction executors with the following instruction mix and clock cycle count: Instruction Type Integer arithmetic Data transfer Floating point Control transfer Instruction Count 100,000 Cycles per Instruction 60,000 30,000 10,000 Determine the effective CPI and MIPS rate for both cases.
Supreeta N.
Assume that a pipelined processor has three categories of instructions: Branch, load/store, other. If it is a branch instruction it will take 3 clock cycles, if it is a load/ store instruction it will take 4 clock cycles and all other instructions require 6 clock cycles. A program consisting of $10 \%$ Branch instructions, $10 \%$ of load/store instructions is executed on this processor. Then the number of clock cycles required for the execution of the program is (A) $2.45$ (B) $3.61$ (C) $4.66$ (D) $5.5$
Computer Organization and Architecture
Instruction Pipelining
A microprocessor has an increment memory direct instruction, which adds 1 to the value in a memory location. The instruction has five stages: fetch opcode (four bus clock cycles); fetch operand address (three bus clock cycles); fetch operand (three bus clock cycles); add 1 to operand (three bus clock cycles); and store operand (three bus clock cycles). By what amount (in percent) will the duration of the instruction increase if we have to insert two bus wait states in each memory read and memory write operation? Repeat assuming that the increment operation takes 13 cycles instead of 3 cycles.
Penny R.
Recommended Textbooks
Computer Science and Information Technology
Introduction to Programming Using Python
Computer Science - An Overview
Watch the video solution with this free unlock.
EMAIL
PASSWORD