8c . Complete the following wavel /timing diagram if the master-slave S-R flip-flop is simulated You can assume gate delays are Zero.
CLK
Ans:
8d.) Complete the following wave/timing diagram if the negative-edge triggered D flip-flop is simulated. You can assume gate delays are Zero.
CLK
Ans: