The Full Adder of the figure below receives two external inputs X' and Y; the third input Z' comes from the output of a D flip-flop. The carry output is transferred to the flip-flop every clock pulse. The external S' output gives the sum of 'X', 'Y' and 'Z'. Obtain the state diagram and state table.