Question

Part 2: Construct the circuit below using NAND and NOT gates to obtain the output of D flip flop. D CLK Figure 2: Logic diagram of D flip flop using NAND and NOT gates [2]. Table 2: Truth table of D flip flop using NAND and NOT gates. Clock (CLK) D Q Q' 0 0 Q Q' 0 1 Q Q' 1 0 0 1 1 1 1 0

          Part 2:
Construct the circuit below using NAND and NOT gates to obtain the output of D flip flop.
D
CLK
Figure 2: Logic diagram of D flip flop using NAND and NOT gates [2].
Table 2: Truth table of D flip flop using NAND and NOT gates.
Clock (CLK)
D
Q
Q'
0
0
Q
Q'
0
1
Q
Q'
1
0
0
1
1
1
1
0

Part 2:
Construct the circuit below using NAND and NOT gates to obtain the output of D flip flop.
D
CLK
Figure 2: Logic diagram of D flip flop using NAND and NOT gates [2].
Table 2: Truth table of D flip flop using NAND and NOT gates.
Clock (CLK)
D
Q
Q'
0
0
Q
Q'
0
1
Q
Q'
1
0
0
1
1
1
1
0

Added by Juan Carlos A.

University Physics with Modern Physics

Hugh D. Young 14th Edition

Instant Answer

Solved by Expert Sam Stansfield

Step 1

First, let's start by constructing the basic building blocks of the D flip flop using NAND and NOT gates. Show more…

Show all steps

Thanks for your feedback!

Part 2: Construct the circuit below using NAND and NOT gates to obtain the output of D flip flop D CLK Figure 2: Logic diagram of D flip flop using NAND and NOT gates [2]. Table 2: Truth table of D flip flop using NAND and NOT gates Clock (CLK) 0 0 1 1 D 0 1 0 1 Q Q Q 0 1 Q' Q' Q' 1 0