Step 1: Identify vertical stack along cut X–X′: from top to bottom—VDD (metal/power), PMOS active region (p-channel diffusion in p-well), polysilicon gates for A and B crossing PMOS, field oxide/oxide, substrate, and GND (metal contact to n-diffusion connecting to
Show more…