Question

For the exercise and required problems, assume, ??Cox=100µA/V², ?pCox=50?A/V², ?=0, VTH=0.7 and VTH=-0.7V for NMOS and PMOS transistors, respectively. Required Problem: Design a MOS amplifier driven with a source with a voltage source (vin) in series with a source resistance of 75? with the maximum output swing while satisfying the requirements below. The gain of the amplifier should be greater than 10. The input impedance of amplifier should be 75?. The output resistance should be less than 3k?. The minimum operating frequency of amplifier is 1kHz. Be sure to include a biasing network that uses a resistive divider with a source degeneration resistor. The current flowing through the gate bias resistors is 10 ?A. The supply voltage, VDD is 5.0 V and VGS-VTH=0.2. To make the bias network tolerant to component variations, set the voltage drop across the source degeneration resistor to 1.5V. Specify all the component values including that for decoupling capacitors, the drain and gate bias voltages, W/L and drain current, as well as the gain, input impedance, output impedance, voltage swing and power consumption.

          For the exercise and required problems, assume, ??Cox=100µA/V², ?pCox=50?A/V², ?=0,
VTH=0.7 and VTH=-0.7V for NMOS and PMOS transistors, respectively.
Required Problem:
Design a MOS amplifier driven with a source with a voltage source (vin) in series with a source
resistance of 75? with the maximum output swing while satisfying the requirements below. The
gain of the amplifier should be greater than 10. The input impedance of amplifier should be 75?.
The output resistance should be less than 3k?. The minimum operating frequency of amplifier is
1kHz. Be sure to include a biasing network that uses a resistive divider with a source
degeneration resistor. The current flowing through the gate bias resistors is 10 ?A. The supply
voltage, VDD is 5.0 V and VGS-VTH=0.2. To make the bias network tolerant to component
variations, set the voltage drop across the source degeneration resistor to 1.5V.
Specify all the component values including that for decoupling capacitors, the drain and gate bias
voltages, W/L and drain current, as well as the gain, input impedance, output impedance, voltage
swing and power consumption.

For the exercise and required problems, assume, ??Cox=100µA/V², ?pCox=50?A/V², ?=0,
VTH=0.7 and VTH=-0.7V for NMOS and PMOS transistors, respectively.
Required Problem:
Design a MOS amplifier driven with a source with a voltage source (vin) in series with a source
resistance of 75? with the maximum output swing while satisfying the requirements below. The
gain of the amplifier should be greater than 10. The input impedance of amplifier should be 75?.
The output resistance should be less than 3k?. The minimum operating frequency of amplifier is
1kHz. Be sure to include a biasing network that uses a resistive divider with a source
degeneration resistor. The current flowing through the gate bias resistors is 10 ?A. The supply
voltage, VDD is 5.0 V and VGS-VTH=0.2. To make the bias network tolerant to component
variations, set the voltage drop across the source degeneration resistor to 1.5V.
Specify all the component values including that for decoupling capacitors, the drain and gate bias
voltages, W/L and drain current, as well as the gain, input impedance, output impedance, voltage
swing and power consumption.

Added by Michael M.

Question

Please give Ace some feedback