3. Register Transfer Language (RTL) Description Consider the One-bus organization of the MIPS processor. For each of the MIPS assembly language instruction given below: • Specify the micro-operations needed to implement the instruction. • Identify the control signals that must be asserted for each micro-operation. Complete a table with the following header for each instruction: Clock cycle RTL (micro-operation) Control signals Use a minimum number of clock cycles. Assume that each instruction has been fetched from program memory and is in the IR. (a) subtract (b) add immediate (c) store word
Added by Mitchell H.
Close
Step 1
Step 1: Analyze the MIPS subtract instruction in a one-bus organization - The subtract instruction format is: sub rd, rs, rt - This instruction performs: rd = rs - rt - For a one-bus organization, only one register can be read or written at a time Show more…
Show all steps
Your feedback will help us improve your experience
David Mccaslin and 97 other Algebra educators are ready to help you.
Ask a new question
Labs
Want to see this concept in action?
Explore this concept interactively to see how it behaves as you change inputs.
Key Concepts
Recommended Videos
MIPS Assembly Language Translate the following C code to MIPS assembly code. Use a minimum number of instructions. Assume that the values of a, b, i, and j are in registers $s0, $s1, $t0, and $t1, respectively. Also, assume that register $s2 holds the base address of the array D. for (i = 0; i < a; i++) for (j = 0; j < b; j++) D[j] = i + j
Supreeta N.
Translate the following C code to MIPS. Assume that the variables f, g, h, i, and j are assigned to registers $s0, $s1, $s2, $s3, and $s4, respectively. Assume that the base address of the arrays A and B are in registers $s6 and $s7, respectively. Assume that the elements of the arrays A and B are 4-byte words: B[g] = A[i] + A[j];
Sri K.
Recommended Textbooks
Elementary and Intermediate Algebra
Algebra and Trigonometry
Watch the video solution with this free unlock.
EMAIL
PASSWORD