Question

The discrete logic circuit depicted in the following schematic (Circuit 7) consists of a jack (J1) for all inputs and outputs, 3 OR gates on a single integrated circuit chip (U1), 2 AND gates on a single integrated circuit chip (U2), and 2 inverters (NOT gates) on single integrated circuit chip (U3). The pins associated with each component are labeled on the schematic. U2 6 J1 U1 U1 3 2 3 2 6 5 5 4 U3 U2 1 2 U1 38 10 9 PQRS Circuit 7 U3 3 4 Produce a graph of this circuit, C = (V, E) by producing the sets V and E using set roster notation. It may help to draw or print out the schematic so you can mark off each vertex and edge as you write the two sets.

          The discrete logic circuit depicted in the following schematic
(Circuit 7) consists of a jack (J1) for all inputs and outputs, 3 OR
gates on a single integrated circuit chip (U1), 2 AND gates on a
single integrated circuit chip (U2), and 2 inverters (NOT gates) on
single integrated circuit chip (U3). The pins associated with each
component are labeled on the schematic.
U2
6
J1
U1
U1
3
2
3
2
6
5
5
4
U3
U2
1
2
U1
38
10
9
PQRS
Circuit 7
U3
3
4
Produce a graph of this circuit, C = (V, E) by producing the sets V
and E using set roster notation. It may help to draw or print out
the schematic so you can mark off each vertex and edge as you
write the two sets.

the discrete logic circuit depicted in the following schematic circuit 7 consists of a jack j1 for all inputs and outputs 3 or gates on a single integrated circuit chip u1 2 and gates on a s 41413

Added by Amanda T.

Question

Please give Ace some feedback