Question

Question 47 1 pts Suppose we had as a program requirement to load in two vectors (v1 and v2) of 8 elements each of which are 16 bit integers, in strides of four into registers Q2 and Q3, which of the following instructions would be the correct instruction to use (assume that r0 contains the address of v1)? vld4.16 {q2, q3}, [r0] vld4.32 {q2, q3}, [r0] vld2.16 {q2, q3}, [r0] vld1.16 {q2, q3}, [r0] None of the above

Name: question 47 1 pts suppose we had as a program requirement to load in two vectors v1 and v2 of 8 elements each of which are 16 bit integers in strides of four into registers q2 and q3 which o 40072
Uploaded: 2023-06-09T03:51:11-08:00
Duration: 4 min 24 s
Channel: Aarya B
Description: question 47 1 pts suppose we had as a program requirement to load in two vectors v1 and v2 of 8 elements each of which are 16 bit integers in strides of four into registers q2 and q3 which o 40072

          Question 47
1 pts
Suppose we had as a program requirement to load in two vectors (v1 and v2) of 8 elements each of which are 16 bit integers, in strides of four into registers Q2 and Q3, which of the following instructions would be the correct instruction to use (assume that r0 contains the address of v1)?
vld4.16 {q2, q3}, [r0]
vld4.32 {q2, q3}, [r0]
vld2.16 {q2, q3}, [r0]
vld1.16 {q2, q3}, [r0]
None of the above

question 47 1 pts suppose we had as a program requirement to load in two vectors v1 and v2 of 8 elements each of which are 16 bit integers in strides of four into registers q2 and q3 which o 40072

Added by Gonzalo M.

Computer Science and Information Technology

Trishna Knowledge Systems 2018 Edition

Instant Answer

Solved by Expert Aarya B

06/09/2023

Step 1

The address of v1 is in register r0. Show more…

Show all steps

Thanks for your feedback!

Question 47 1 pts Suppose we had as a program requirement to load in two vectors (v1 and v2) of 8 elements each of which are 16 bit integers, in strides of four into registers Q2 and Q3, which of the following instructions would be the correct instruction to use (assume that r0 contains the address of v1)? vld4.16 {q2, q3}, [r0] vld4.32 {q2, q3}, [r0] vld2.16 {q2, q3}, [r0] vld1.16 {q2, q3}, [r0] None of the above