Write a Verilog HDL of an eight-bit arithmetic logic unit (ALU).
The circuit has a three-bit select bus (Sel), two sixteen-bit input
datapaths, an eight-bit output (y) datapath, and performs the
arithmetic and logic operations listed below. Verify using a
testbench.