.The circuit shown in Figure P7.23 represents a sample-and-hold circuit, such as might be used in a successive-approximation ADC. Assume that the NMOS is turned on (i.e., acting as a short-circuit) when $v_G$ is high and off (i.e., acting as an open-circuit) when $v_G$ is low. Explain the operation of the circuit.