Numerade

Viewed Questions

The Intel 80486 has an on-chip, unified cache. It contains $8 \mathrm{kB}$ and has a four-way set-associative organization and a block length of four 32-bit words. The cache is organized into 128 sets. There is a single "line valid bit" and three bits, B0, B1, and B2 (the "LRU" bits), per line. On a cache miss, the 80486 reads a 16-byte line from main memory in a bus memory read burst. Draw a simplified diagram of the cache and show how the different fields of the address are interpreted.

The Intel 80486 has an on-chip, unified cache. It contains $8 \mathrm{KBytes}$ and has a four-way set-associative organization and a block length of four 32-bit words. The cache is organized into 128 sets. There is a single "line valid bit" and three bits, B0, B1, and B2 (the "LRU" bits), per line. On a cache miss, the 80486 reads a 16 -byte line from main memory in a bus memory read burst. Draw a simplified diagram of the cache and show how the different fields of the address are interpreted.

Cache Memory

Problems

The Intel 80486 has an on-chip, unified cache. It contains 8 Kbytes and has a fourway set-associative organization and a block length of four 32-bit words. The cache is organized into 128 sets. There is a single "line valid bit" and three bits, $\mathrm{B} 0, \mathrm{~B} 1$, and $\mathrm{B} 2$ (the "LRU" bits), per line. On a cache miss, the 80486 reads a 16-byte line from main memory in a bus memory read burst. Draw a simplified diagram of the cache and show how the different fields of the address are interpreted.

Questions asked

INSTANT ANSWER

consider a 1200kg car cruising steadily on a level road

View Answer

aisha a.