2. [25%] In the following Domino logic circuit, $V_{DD} = 2V$. There are parasitic capacitances of 10fF, 10fF, 40fF, 20fF and 60fF at nodes 1, 2, 3, 4 and Y, respectively. All the NMOS transistors have an ON-resistance of 10k$\Omega$ and a threshold voltage of 0.43V.
(a) Express X and Y as Boolean functions of inputs A, B, C, D, and E.
(b) The CMOS inverter between the two dynamic gates is essential. Why?
(c) How would you set the relative driving strength of the NMOS and PMOS in this inverter? Explain.
(d) Consider A = B = 1 and C changing from 0 to 1 during the evaluation phase (clk is high). Estimate the propagation delay from C to node 3 using the Elmore model.
(e) The above inputs come together with E = D = 0, and node 4 is initially discharged. What is the voltage at Y at the end of the evaluation phase?