Question

1. Using User Defined Primitive, UDP, write Verilog code for a 4-inputscircuit, inputs are A3A2A1A0, output Y is to be 1 if and only if A3A2 greater than or equal A1A0. You are to minimize your truth table by considering don't care conditions Submit question 1 and question 2 in one notepad or word file A3 A2 A1 A0 Y 0 0 0 0 1 0 0 0 1 0

          1. Using User Defined Primitive, UDP, write Verilog code for a 4-inputscircuit, inputs
are A3A2A1A0, output Y is to be 1 if and only if A3A2 greater than or equal
A1A0.
You are to minimize your truth table by considering don't care conditions
Submit question 1 and question 2 in one notepad or word file
A3
A2
A1
A0
Y
0
0
0
0
1
0
0
0
1
0

1. Using User Defined Primitive, UDP, write Verilog code for a 4-inputscircuit, inputs
are A3A2A1A0, output Y is to be 1 if and only if A3A2 greater than or equal
A1A0.
You are to minimize your truth table by considering don't care conditions
Submit question 1 and question 2 in one notepad or word file
A3
A2
A1
A0
Y
0
0
0
0
1
0
0
0
1
0

Added by Michael G.

University Physics with Modern Physics

Hugh D. Young 14th Edition

Instant Answer

Solved by Expert Sri K

08/03/2023

Step 1

Step 1: We need to create a truth table for the given condition A3A2 >= A1A0. Show more…

Show all steps

Thanks for your feedback!

1. Using User Defined Primitive, UDP, write Verilog code for a 4-input circuit. Inputs are A3, A2, A1, A0. Output Y is to be 1 if and only if A3A2 is greater than or equal to A1A0. You are to minimize your truth table by considering don't care conditions. Submit question 1 and question 2 in one notepad or word file. A3 | A2 | A1 | A0 | Y 0 | 0 | 0 | 0 | 0 0 | 0 | 0 | 1 | 0 0 | 1 | 1 | 0 | 1