27. For the Clock Wire tree shown in the schematic below, use the Elmore Delay model to estimate the clock skew between the 3 nodes CLKI, CLK2, and CLK3. Assume the CMOS transmission gate equivalent on-resistance can be modeled as R3.
CLKI
C_
Rs
CLK2
Clock driver
CLK3
Model as: