Question

4-bit Synchronous Counter Construct a 4-bit binary counter that counts modulo 16 using T-connected JK flip-flops. We make a T-connected flip-flop by connecting J and K to one input called T, which is short for toggle. You can invert the clock before connecting it to the bubble input clock input of the master-slave JK flip-flops on the Logic Tutor, so as to achieve a count on the rising edge of the Clock. First, try counting the pulses from the clock generator or a debounced switch to see if your counter is counting correctly. Clock Clear Now investigate counting using the mechanical switch by alternately switching the count input to ground and then open-circuit (equivalent to high in TTL for these purposes). Make a note of what you observe regarding the number of counts per rising clock edge. Show the demonstrator your observations of the mechanical switch clocked counter. Note that the design has a common clock signal connected to each flip-flop and is known as a synchronous design. All Q outputs change at nearly the same time, and the worst-case delay from the Clock edge to outputs is short, being just the delay within the flip-flop. This relies on the Q changes from the previous cycle propagating through to the flip-flop inputs (T in this case) before the next clock edge. Clocked synchronous design is employed for sequential design in ECE2072 and will be elaborated further in lectures this semester. What values of Enable, Clock, and Clear cause the counter to increment? Change where the outputs are taken in the above circuit to transform it into a down counter that decrements the binary number on each enabled clock event. Test this on the logic tutor. Checked by demonstrator, initial here:

4-bit Synchronous Counter
Construct a 4-bit binary counter that counts modulo 16 using T-connected JK flip-flops. We make a T-connected flip-flop by connecting J and K to one input called T, which is short for toggle. You can invert the clock before connecting it to the bubble input clock input of the master-slave JK flip-flops on the Logic Tutor, so as to achieve a count on the rising edge of the Clock.
First, try counting the pulses from the clock generator or a debounced switch to see if your counter is counting correctly.
Clock
Clear
Now investigate counting using the mechanical switch by alternately switching the count input to ground and then open-circuit (equivalent to high in TTL for these purposes). Make a note of what you observe regarding the number of counts per rising clock edge. Show the demonstrator your observations of the mechanical switch clocked counter.
Note that the design has a common clock signal connected to each flip-flop and is known as a synchronous design. All Q outputs change at nearly the same time, and the worst-case delay from the Clock edge to outputs is short, being just the delay within the flip-flop. This relies on the Q changes from the previous cycle propagating through to the flip-flop inputs (T in this case) before the next clock edge. Clocked synchronous design is employed for sequential design in ECE2072 and will be elaborated further in lectures this semester. What values of Enable, Clock, and Clear cause the counter to increment?
Change where the outputs are taken in the above circuit to transform it into a down counter that decrements the binary number on each enabled clock event. Test this on the logic tutor.
Checked by demonstrator, initial here:

63 4 bit synchronous counter construct a 4 bit binary counter that counts modulo 16 using t connected jk flip flops we make a t connected flip flop by connecting j and k to one input called 04182

Added by Annette O.

Question

Please give Ace some feedback