68 cycles for 2-word wide memory. >> I solved this 2 + 4 (5 + 10) = 62 cycles 17 cycles for 4-bank interleaved 2-word wide memory >> I solved this problem 2 + 1X5 + 4 x 10 = 47 cycles why answer is 68 and 17 cycles? I don't know..
Added by Abigail L.
Step 1
Problem 1: 68 cycles for 2-word wide memory ** Show more…
Show all steps
Your feedback will help us improve your experience
Akash M and 61 other AP CS educators are ready to help you.
Ask a new question
Labs
Want to see this concept in action?
Explore this concept interactively to see how it behaves as you change inputs.
Key Concepts
Recommended Videos
Let us consider a memory system using SDRAM that has only 1 rank, 8 chips, 1 bank, chip bus width of 4 bits, burst length of 4. And data is transferred each cycle during the burst. Now, assume we use a cache on top of this memory, with a cache block size of 16 Bytes. For the following address sequence of cache line requests in the MC's pending queue, what is the total number of memory cycles required to access all the data? (Assume the MC uses FR-FCFS scheduling and has row 0 initially activated.) 0x0000 1070, 0x2077 2020, 0x0000 3070, 0x0000 1080, 0x0000 3080
Akash M.
int x = 0, y = 0; // The compiler puts x in r1 and y in r2. int i; // The compiler put i in r3. int A[4096]; // A is in memory at address 0x10000 ... for (i = 0; i < 1024; i++) { x += A[i]; } for (i = 0; i < 1024; i++) { y += A[i + 2048]; } Assume that the system has an 8192-byte, direct-mapped data cache with 32-byte blocks. Assuming that the cache starts out empty, what is the series of data cache hits and misses for this snippet of code? Assume that ints are 32-bits. (3 points) Assume that an iteration of a loop in which the load hits takes 10 cycles but that an iteration of a loop in which the load misses takes 200 cycles. What is the execution time of this snippet with the aforementioned cache? (3 points) Repeat part (I.) except assume that the cache is 2-way set associative with an LRU replacement policy and 32-byte sets (8-byte blocks). (3 points) Repeat part (II.) using the cache described in part (III.). Is the direct-mapped or the set-associative cache better? (3 points)
Sri K.
Consider a 32-bit microprocessor with a 16-bit external data bus, driven by an 8 MHz input clock. Assume that this microprocessor has a bus cycle whose minimum duration equals four input clock cycles. What is the maximum data transfer rate across the bus that this microprocessor can sustain in Bytes/s? To increase its performance, would it be better to make its external data bus 32 bits or double the external clock frequency supplied to the microprocessor? State any assumptions you make. Explain your answer. Hint: Determine the number of Bytes that can be transferred per bus cycle.
Penny R.
Recommended Textbooks
Computer Science and Information Technology
Introduction to Programming Using Python
Computer Science - An Overview
Transcript
18,000,000+
Students on Numerade
Trusted by students at 8,000+ universities
Watch the video solution with this free unlock.
EMAIL
PASSWORD