consider a boolean function shown below f x1x2x4 xixzx3 xzx3x4 calculation use the following par

In the question, it is given that literal two -wire function that is FAB is equals to literal AA

Question

Consider a Boolean function shown below. f = X1X2X4 + XiX3X4 + X3X4 CALCULATION: Use the following parameters for your calculations. Equivalent resistor for all NMOS transistors: Rv=4.7kÎ©. Equivalent resistor for all PMOS transistors: Rp=2.6kÎ©. Implement with a CMOS Logic Circuit, an NMOS Pass Transistor Logic Circuit, and Dynamic Logic Circuit. For pass transistor logic, select an ordering of X4, Xn, and X. There should be a total of three circuits/implementations. b) Suppose that a load capacitor of 1pF is connected to the output of each circuit (neglect all internal capacitors). Calculate the worst-case propagation delays trLu and tPH for each implementation. There should be a total of 6 delay values. SIMULATION: Construct each of the three circuits implemented in a) using SPICE. Select Vdd=5V (logic 1) and ground=0V (logic 0) for inputs. Connect body terminals of NMOS and PMOS transistors to 0V and 5V, respectively. Select Wp=2u; Lp=1u for all PMOS transistors; select WN=1u; LN=1u for all NMOS transistors. Use TISDN and TISDP SPICE models for NMOS and PMOS transistors, respectively (for details refer to Homework I). Statically test your implementations by applying two cases: X1=1, X2=0, X3=1, X4=1 and X1=0, X2=0, X3=0, X4=0. For each case, sketch Vout in the time domain. There should be a total of 6 SPICE figures. b) Connect a load capacitor of 1pF to the output of each circuit. Apply square pulse waves with a frequency of 10kHz to the required inputs. Find the worst-case propagation delays (tPLH and tPHL) by sketching Vin & Vout in the time domain for each implementation. There should be a total of 6 delay values and SPICE figures. Compare your results with those in a)-b); justify your answer. Simulation in LTSpice.

          Consider a Boolean function shown below.
f = X1X2X4 + XiX3X4 + X3X4
CALCULATION: Use the following parameters for your calculations. Equivalent resistor for all NMOS transistors: Rv=4.7kÎ©. Equivalent resistor for all PMOS transistors: Rp=2.6kÎ©.
Implement with a CMOS Logic Circuit, an NMOS Pass Transistor Logic Circuit, and Dynamic Logic Circuit. For pass transistor logic, select an ordering of X4, Xn, and X. There should be a total of three circuits/implementations.
b) Suppose that a load capacitor of 1pF is connected to the output of each circuit (neglect all internal capacitors). Calculate the worst-case propagation delays trLu and tPH for each implementation. There should be a total of 6 delay values.
SIMULATION: Construct each of the three circuits implemented in a) using SPICE. Select Vdd=5V (logic 1) and ground=0V (logic 0) for inputs. Connect body terminals of NMOS and PMOS transistors to 0V and 5V, respectively. Select Wp=2u; Lp=1u for all PMOS transistors; select WN=1u; LN=1u for all NMOS transistors. Use TISDN and TISDP SPICE models for NMOS and PMOS transistors, respectively (for details refer to Homework I).
Statically test your implementations by applying two cases: X1=1, X2=0, X3=1, X4=1 and X1=0, X2=0, X3=0, X4=0. For each case, sketch Vout in the time domain. There should be a total of 6 SPICE figures.
b) Connect a load capacitor of 1pF to the output of each circuit. Apply square pulse waves with a frequency of 10kHz to the required inputs. Find the worst-case propagation delays (tPLH and tPHL) by sketching Vin & Vout in the time domain for each implementation. There should be a total of 6 delay values and SPICE figures. Compare your results with those in a)-b); justify your answer. Simulation in LTSpice.

consider a boolean function shown below f x1x2x4 xixzx3 xzx3x4 calculation use the following parameters for your calculations equivalent resistor for all nmos transistors rv 47kq equivalent 21023

Added by Dennis G.

Question

Please give Ace some feedback