Question

For the following problems, unless otherwise stated, assume $\mu_n C_{ox}$=100 $\mu$A/V$^2$, $\mu_p C_{ox}$=200 $\mu$A/V$^2$, $V_{TH}$=0.5 V for NMSOS and $V_{TH}$=-0.5 V for PMOS devices. Problem 3. We wish to design the circuit of the figure shown below for a drain current of 1 mA ($I_D$=1mA). If W/L = 18/0.18, compute $R_1$ and $R_2$ such that the input impedance is at least 20 kΩ. $V_{DD}$=1.8 V $R_1$ 500 Ω $M_1$ $R_2$

Name: for the following problems unless otherwise stated assume mun cox100 muav2 mup cox200 muav2 vth05 v for nmsos and vth 05 v for pmos devices problem 3 we wish to design the circuit of t 08843
Uploaded: 2022-12-01T07:49:37-08:00
Duration: 4 min 2 s
Channel: Adi S
Description: for the following problems unless otherwise stated assume mun cox100 muav2 mup cox200 muav2 vth05 v for nmsos and vth 05 v for pmos devices problem 3 we wish to design the circuit of t 08843

          For the following problems, unless otherwise stated, assume $\mu_n C_{ox}$=100 $\mu$A/V$^2$, $\mu_p C_{ox}$=200 $\mu$A/V$^2$, $V_{TH}$=0.5 V for
NMSOS and $V_{TH}$=-0.5 V for PMOS devices.
Problem 3. We wish to design the circuit of the figure shown below for a drain current of 1 mA ($I_D$=1mA).
If W/L = 18/0.18, compute $R_1$ and $R_2$ such that the input impedance is at least 20 kΩ.
$V_{DD}$=1.8 V
$R_1$
500 Ω
$M_1$
$R_2$

for the following problems unless otherwise stated assume mun cox100 muav2 mup cox200 muav2 vth05 v for nmsos and vth 05 v for pmos devices problem 3 we wish to design the circuit of t 08843

Added by Karina P.

University Physics with Modern Physics

Hugh D. Young 14th Edition

Instant Answer

Solved by Expert Adi S

12/01/2022

Step 1

In this circuit, the input impedance is the parallel combination of $R_1$ and $R_2$. Show more…

Show all steps

Thanks for your feedback!

For the following problems, unless otherwise stated, assume $\mu_n C_{ox}$=100 $\mu$A/V$^2$, $\mu_p C_{ox}$=200 $\mu$A/V$^2$, $V_{TH}$=0.5 V for NMSOS and $V_{TH}$=-0.5 V for PMOS devices. Problem 3. We wish to design the circuit of the figure shown below for a drain current of 1 mA ($I_D$=1mA). If W/L = 18/0.18, compute $R_1$ and $R_2$ such that the input impedance is at least 20 kΩ. $V_{DD}$=1.8 V $R_1$ 500 Ω $M_1$ $R_2$