Part II: Fill in the blanks
8. State two of the most significant drawbacks of pseudo-nMOS circuits: a)... (b)...
9. Dynamic circuits utilize two phases for the system clock; the first phase is known as the pre-charge phase, in which the output is pre-charged to a high state, whereas the second phase is known as the evaluation phase, where the only allowable transition for the input is a low-to-high transition, while for the output the only allowable transition is a high-to-low transition. Therefore, to cascade two stages of dynamic circuits, we must insert an intermediate stage in between.
10. Figure 2 indicates three mechanisms for static power dissipation in a typical MOS transistor and identifies them with the letters A, B, and C. State, in the following spaces, what mechanism each letter stands for.
A stands for: Gate
B stands for: Substrate
C stands for: Drain