Question

Q1) For a direct-mapped cache design with a 32-bit address, the following bits of the address are used to access the cache: Tag Index Offset 31-10 9-5 4-0 a) What is the cache block size (in words b) How many entries does the cache have? c) Starting from power on, the following byte-addressed cache references are recorded (addresses are in decimal): 0, 4, 16, 132, 232, 160, 1024, 30, 140, 3100, 180, 2180 c.1) How many blocks are replaced? c.2) What is the hit ratio?

Name: q1 for a direct mapped cache design with a 32 bit address the following bits of the address are used to access the cache tag index offset 31 10 9 5 4 0 a what is the cache block size in word 22213
Uploaded: 2023-12-08T05:19:59-08:00
Duration: 2 min 5 s
Channel: Akash M
Description: q1 for a direct mapped cache design with a 32 bit address the following bits of the address are used to access the cache tag index offset 31 10 9 5 4 0 a what is the cache block size in word 22213

          Q1) For a direct-mapped cache design with a 32-bit address, the following bits of the address are used to access the cache: Tag Index Offset 31-10 9-5 4-0 a) What is the cache block size (in words b) How many entries does the cache have? c) Starting from power on, the following byte-addressed cache references are recorded (addresses are in decimal): 0, 4, 16, 132, 232, 160, 1024, 30, 140, 3100, 180, 2180 c.1) How many blocks are replaced? c.2) What is the hit ratio?

Added by Sharon J.

Computer Science and Information Technology

Trishna Knowledge Systems 2018 Edition

Instant Answer

Solved by Expert Akash M

12/08/2023

Step 1

- The offset bits are from 4 to 0, which means there are 5 bits for the offset. - The number of bytes in a block can be calculated as \(2^{\text{offset bits}} = 2^5 = 32\) bytes. - Since each word is typically 4 bytes, the block size in words is \( \frac{32 \text{ Show more…

Show all steps

Thanks for your feedback!

Q1) For a direct-mapped cache design with a 32-bit address, the following bits of the address are used to access the cache: Tag Index Offset 31-10 9-5 4-0 a) What is the cache block size (in words b) How many entries does the cache have? c) Starting from power on, the following byte-addressed cache references are recorded (addresses are in decimal): 0, 4, 16, 132, 232, 160, 1024, 30, 140, 3100, 180, 2180 c.1) How many blocks are replaced? c.2) What is the hit ratio?