Question
Calculate the logic levels and noise margins of the ECL circuit with level shifter shown in Figure P14.42. Assume that the $\beta_F$ 's of the transistors are large, $V_{B E}=0.7 \mathrm{~V}$, and that $V_{I H}=V_{I L}$.Figure P14.42 can't copy
Step 1
In Emitter Coupled Logic (ECL), the logic levels are typically defined by the voltage levels at the output transistors. For ECL, the high logic level (logic '1') is usually close to the supply voltage (V_CC), and the low logic level (logic '0') is typically around Show more…
Show all steps
Your feedback will help us improve your experience
Watch the video solution with this free unlock.
EMAIL
PASSWORD