For the NPN transistor circuit shown in Figure P14.32, assume $V_{C E(S A T)}=0.2 \mathrm{~V}, V_{B E}=$ $0.7 \mathrm{~V}, \beta_F=50$. (a) Determine the minimum value of $V_i$ that saturates the transistor. (b) Determine the fanout when the output is high.
Figure P14.32 can't copy