[1] (10 marks, 1 marks each) Mark True or False. 1. Body (substrate) of PMOS transistors are usually grounded. ? True ? False 2. A CMOS transmission gate consists of a PMOS and an NMOS transistor connected in parallel. ? True ? False 3. Stick diagrams may be used to estimate the area of logic gates. ? True ? False 4. Using only the true (not inverted) inputs, it is impossible to implement a CMOS non-inverting logic gate in one stage. ? True ? False 5. An ideal flip-flop is never transparent. ? True ? False 6. in modern CMOS IC technologies diffusion capacitances are much smaller than gate-oxide capacitances. ? True ? False 7. In modern CMOS digital circuits electron velocity doesn't saturate. ? True ? False 8. MOS threshold voltage is independent of source-body potential. ? True ? False 9. In modern CMOS digital circuits junction leakage current is less than subthreshold leakage current. ? True ? False 10. CMOS circuits operate faster at lower temperatures. ? True ? False
Added by Daniel B.
Close
Step 1
- This is False. The body of PMOS transistors is usually connected to the highest voltage in the circuit, not grounded. Show moreā¦
Show all steps
Your feedback will help us improve your experience
Sri K and 70 other Physics 102 Electricity and Magnetism educators are ready to help you.
Ask a new question
Labs
Want to see this concept in action?
Explore this concept interactively to see how it behaves as you change inputs.
Key Concepts
Recommended Videos
1) For normal operation, the gate-source junction of a JFET is reverse-biased. 2) The maximum drain current in a JFET is IDSS, which occurs at VGS = 0 V. 3) The transconductance curve has the same shape as the transfer curve. 4) JFETs and MOSFETs are often referred to as square-law devices. 5) The input structure of a MOSFET is a reverse-biased diode. 6) Dual-gate MOSFETs can be either depletion or enhancement devices. 7) All MOSFETs are subject to damage from electrostatic discharge. MULTIPLE CHOICE. Choose the one alternative that best completes the statement or answers the question. 8) Assume an n-channel JFET has a VGS(off) of -8 V. If VGS = -4 V, ID will be A) IDSS B) 1/4 IDSS C) 1/2 IDSS D) 3/4 IDSS 9) To determine the dc power dissipated within a JFET, multiply A) (ID)^2 by RDS(on) B) (ID)^2 by RIN C) ID by RDS(on) D) ID by RIN 10) An advantage of a JFET over a BJT is that the JFET has A) higher gain B) higher input resistance C) better linearity D) all of the above
Madhur L.
Adi S.
TRUE/FALSE. Write 'T' if the statement is true and 'F' if the statement is false. 1) In a class-A amplifier, the quiescent power is dissipated only when a signal is present. 2) The maximum power from a class-A amplifier is equal to ICQVCEQ. 3) The ratio of Pout to PDC is the efficiency of an amplifier. 4) In a class-B amplifier, the Q-point is at cutoff. 5) A class-B amplifier with Darlington transistors can use larger bias resistors. 6) Class-C amplifiers are frequently used as audio amplifiers. 7) The Q point of a class-C amplifier is below cutoff. MULTIPLE CHOICE. Choose the one alternative that best completes the statement or answers the question. 8) In a single-stage class-A amplifier, the quiescent current is the same as the A) ac collector current B) ac load current C) bias current D) dc collector current 9) The maximum ideal efficiency for a class-A amplifier is A) 40% B) 55% C) 25% D) 80% 10) Assume the Q point on a class-A amplifier is centered on the ac load line. The maximum peak-to-peak output voltage is A) 1/2 VCC B) 2 VCEQ C) VCEQ D) 1/2 VCEQ
Supreeta N.
Recommended Textbooks
University Physics with Modern Physics
Physics: Principles with Applications
Fundamentals of Physics
Transcript
Watch the video solution with this free unlock.
EMAIL
PASSWORD