Atleast try to give correct answer.. 574. Describe the factors affecting scalability in digital systems.
Added by Christian B.
Step 1
- Scalability refers to the ability of a system to handle an increasing amount of work or to be enlarged without losing performance. Show more…
Show all steps
Your feedback will help us improve your experience
Akash M and 92 other Physics 102 Electricity and Magnetism educators are ready to help you.
Ask a new question
Labs
Want to see this concept in action?
Explore this concept interactively to see how it behaves as you change inputs.
Key Concepts
Recommended Videos
Note that please show intermediate steps to get your final answers, if applied. Thank you. Problem 1. (60 Points) 1.7 [10/15/15/10/10] <1.4, 1.5> One challenge for architects is that the design created today will require several years of implementation, verification, and testing before appearing on the market. This means that the architect must project what the technology will be like several years in advance. Sometimes, this is difficult to do. a. [10] <1.4> According to the trend in device scaling historically observed by Moore's Law, the number of transistors on a chip in 2025 should be how many times the number in 2015? b. [15] <1.5> The increase in performance once mirrored this trend. Had performance continued to climb at the same rate as in the 1990s, approximately what performance would chips have over the VAX-11/780 in 2025? c. [15] <1.5> At the current rate of increase of the mid-2000s, what is a more updated projection of performance in 2025? d. [10] <1.4> What has limited the rate of growth of the clock rate, and what are architects doing with the extra transistors now to increase performance? e. [10] <1.4> The rate of growth for DRAM capacity has also slowed down. For 20 years, DRAM capacity improved by 60% each year. If 8 Gbit DRAM was first available in 2015, and 16 Gbit is not available until 2019, what is the current DRAM growth rate?
Akash M.
QUESTION 2 a) Describe briefly some advantages of digital over analog transmission. (2 marks) b) With the aid of diagrams describe the process of creating a PCM signal out of an analog waveform. (3 marks) c) Describe factors that can degrade the performance of a communication system. (2 marks) An analog signal is sampled at Nyquist rate and 5-bit PCM encoded using a bit interval of Tb=100μs. The PCM signal is received with a Peak S/N of 30 dB. d) Find the null bandwidth necessary for transmitting the PCM signal using Unipolar NRZ pulses. (2 marks) e) Find the null bandwidth necessary for transmitting the PCM signal using Manchester NRZ pulses. (2 marks) f) Compare Unipolar NRZ and Manchester NRZ line coding regarding bandwidth requirement, DC value and synchronization signal generation. (3 marks) g) Calculate the average noise power of the received PCM signal if the Peak signal power is 1 mW. (2 marks) h) Find the probability of error Pe of the received PCM signal. (2 marks) i) What shall we do to transmit this PCM signal using Unipolar NRZ over a channel which has a bandwidth of only 5 KHz?Explain. (2 marks) QUESTION 3 a) An audio signal of bandwidth 4 kHz is sampled at a rate of 25% above the Nyquist rate and quantized. The quantization error is not to exceed 0.1% of the signal peak amplitude. The resulting quantized samples are now coded and transmitted by 4-ary pulses. (i) Determine the minimum number of 4-ary pulses needed to encode each sample. (2 marks) (ii) Determine the minimum transmission bandwidth required to transmit this data with zero ISI. (2 marks) (iii) Determine the transmission bandwidth required if raised-cosine 4-ary pulses with 25% roll-off are used. (2 marks) b) An analog signal of bandwidth 10 kHz is sampled at a rate of 24 ksamples/s quantized into 256 samples and coded using M-ary multilevel pulses satisfying the Nyquist criterion with a roll-off factor r=0.2. A 30 kHz bandwidth is available to transmit the data. Determine the smallest acceptable value of M. (6 marks) c) A multilevel digital system sends one of 16 possible levels over a channel every 0.5 ms (i) What is the number of bits corresponding to each level? (2 marks) (ii) What is the bit rate?
Adi S.
A Large-scale Digital Circuit needs to be implemented using FPGA because the system needs to perform calculation intensive data transformations. Explain briefly any two other situations in which an FPGA would be a suitable choice for a digital system design in comparison with CPLD. Support your answer with the help of relevant literature review. (9 Marks)
Supreeta N.
Recommended Textbooks
University Physics with Modern Physics
Physics: Principles with Applications
Fundamentals of Physics
Transcript
18,000,000+
Students on Numerade
Trusted by students at 8,000+ universities
Watch the video solution with this free unlock.
EMAIL
PASSWORD